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Abstract—Phase-noise mechanisms in cross-coupled LC voltage-
controlled oscillators (VCOs) are reviewed based on a physical un-
derstanding of reactive power imbalances in the tank and in the
active part. These phenomena are proven to be the predominant
phase-noise degradation mechanism in relatively low- and high-
current operations. Based on this analysis, a technique to suppress
these detrimental effects is developed and implemented in an LC
VCO design. The measured results confirm the dependencies pre-
dicted by the analysis, and the usefulness of the proposed tech-
nique to simultaneously optimize the phase noise at high and low
offset frequencies. The measured VCO tuning range is 600 MHz,
ranging from 2.4 to 3 GHz. The VCO-prescaler circuit exhibits a
phase noise from 88 to 92 dBc/Hz at 15 kHz and from 155
to 160 dBc/Hz at 10 MHz, when the power consumption is 6 and
10 mA for the VCO and 2 mA for the prescaler, and the power
supply is 2 V.
Index Terms—Flicker noise, phase noise, power supply rejection
(PSR), thermal noise, voltage-controlled oscillator (VCO).
I. INTRODUCTION
T HE voltage-controlled oscillator (VCO) is an importantRF building block of a transceiver, and its specifications
directly impact key system performances such as bit error rate
(BER), error vector magnitude (EVM), and sensitivity. This role
is even more crucial in emerging broadband technologies, where
unprecedented and stringent constraints on frequency precision,
near carrier phase noise, and quadrature I-Q mismatch are im-
posed. For instance, in long-term evolution (LTE), the targeted
standard in this design, up to 1024 sub-carriers with narrow
bands of 15 kHz are spread over a 1.5–20-MHz scalable band-
width to generate the orthogonal frequency-division multiple
access (OFDMA) signals. Phase noise at low-frequency offsets
makes the sub-carriers wider than the actual 15 kHz. Thus, ad-
jacent carriers can spread over each other, resulting in inter-car-
rier interference [1]. Moreover, in order to limit the out-of-band
noise, stringent high-frequency offset phase noise is also re-
quired [2].
In this context, improving the performance of VCOs, quadra-
ture VCOs, and prescalers is still a topic that motivates significant
research activities. Due to their exceptional noise performance,
cross-coupled LC VCOs have become the most widely used
topologies in RF design. In order to analyze and compare the
noise properties of these topologies, the linear time-varying
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(LTV) model is usually used [3]. For instance, the application
of the LTV model to an oscillator where the noise sources are
mainly active at the minimum or maximum output voltage
results only in amplitude perturbations, and thus, in superior
phase-noise performances [4]. This analysis is appropriate for
high-frequency thermal noise. For low-frequency noise, the
negative and positive frequency parts of the spectrum are
correlated, which results only in AM, whatever the oscillator
topology or the noise source is [5]. On the other hand, in
CMOS VCOs, high-frequency thermal noise is usually less
critical than low-frequency flicker noise and it can be easily
filtered out. For the bias noise, which is usually identified
as the dominant noise contributor in a VCO, high-frequency
noise can be filtered out using a simple decoupling capacitor
in parallel with the current mirror. Therefore, in spite of their
importance, the mechanisms of flicker noise up-conversion
are still not fully understood.
A complementary analysis of the phase-noise mechanisms in
LC VCOs is proposed in this paper. The analysis is developed
for classical cross coupled topology, but can be applied also to
the other types of CMOS VCOs, such as Colpitts, Hartley, or
dual- VCO [4], [6]. It highlights the detrimental role of re-
active power in the active part of the VCO. This effect is ex-
acerbated in relatively low- and high-current operations. More
specifically, it results in a severe tradeoff between the optimiza-
tion of the phase noise at the low offset frequencies and high-
offset frequencies. The effect of the second (HD2) and third cur-
rent harmonic (HD3) on the phase noise is also clarified. Based
on this analysis, a technique is developed to compensate the re-
active parasitics of the switching pair, and thus, to limit their
detrimental effect. A VCO topology is proposed that optimizes
the phase noise at low- and high-offset frequencies in order to
simultaneously avoid inter-sub-carrier interference [1] and en-
sure a negligible out-of-band radiation.
This paper is organized as follows. In Sections II and III,
phase-noise mechanisms in differential cross-coupled VCOs are
reviewed and the detrimental effects of reactive power imbal-
ances in the tank and the active part are clarified. An enhanced
VCO topology enabling the suppression of these detrimental ef-
fects is presented in Section IV. The experimental results are
then illustrated in Section IV.
II. FREQUENCY CONVERSION OF THE NOISE IN LC VCO
There are many sources of noise in a VCO. The noise of each
source is generated at different frequencies, and thus, can affect
the carrier directly or after up or down conversion. The con-
version is made by switching activity of the cross-coupled tran-
sistors [5] and by the nonlinear varactors [7]. This complexity
0018-9480/$26.00 © 2011 IEEE
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makes it difficult to discern which mechanism impacts the phase
noise and which one is dominant. Such information is crucial for
optimizing the topology of the VCO. To deal with this difficulty,
a methodology based on a step-by-step topology evolution, in
conjunction with comparative analysis, is used. Our analysis
starts with the VCO1 shown in Fig. 1. This classical cross-cou-
pled VCO is designed with nonvariable capacitors in the first
stage. Varactors are intentionally avoided in order to simplify
the comparisons and focus on the noise contribution and opti-
mization of the active parts of the VCO. The varactors can be
optimized in a second stage, by decreasing their sizes, and thus,
their sensitivity. Afterwards, a digitally controlled bank of ca-
pacitors, and if necessary, a set of dividers and mixers [8], can
be added to meet the tuning range specification. The equivalent
parallel resistance, representing the loss in the tank, is shown in
the figure.
Referring to VCO1 in Fig. 1, the main sources of noise are
the cross-coupled transistors and the tail current mirror. At low
frequency, the switching transistors see low impedance
at their drain terminals. Approximating this impedance as a
short circuit, we can redraw their low-frequency current noise
in parallel with the mirror transistor . Consequently,
low-frequency thermal and flicker noise of switching transis-
tors is up-converted via the same phenomena that up-converts
low-frequency bias noise. This is why we will focus on the
tail current noise . is composed of thermal- and
flicker-noise contributions of and and can be de-
scribed by the following equation:
(1)
where and are the transconductances of and
. The current ratio between the oscillator and bias circuits
has a significant impact on the value of . The optimal
choice for , in order to minimize the noise, is around 1 [9]. In
this case, however, only half of the current is used for oscillation
and the other half is wasted in the bias circuit. To save power, a
value of 5 is chosen for VCO1 (Fig. 1), and thus, only 1/6 of the
total current is consumed by the bias circuit.
The process by which the tail current noise is shaped and con-
verted in frequency is detailed in Fig. 2. First we represent the
noise per unit bandwidth as a sinusoid (e.g., in Fig. 2)
with the same average power. For clarity, we have supposed that
the frequency of the RF signal is only ten times the frequency
of the injected noise. The spectrum of the low-frequency noise,
as well as the filtering action of the decoupling capacitor (Cc in
Fig. 1), are illustrated in the same figure. Since the noise side-
bands at and are correlated, they will result only in an
amplitude modulation [5].
After the switching action of the cross-coupled pair, the noise
signal of Fig. 2(a) is transformed in
of Fig. 2(b). As illustrated, the noise signal is not modulated
as usually stated in the literature, but sampled by a square
Fig. 1. Conventional cross-coupled VCO (VCO1).
signal at carrier frequency and with a duty cycle of
about 50%. The current noise is thus up-converted to and
their multiple values as usually explained [5], [10]. However
by applying fast Fourier transform (FFT) to the time-domain
signal we can demonstrate that this noise also
appears in the baseband. Moreover, this analysis reveals that
the spectrum at and beyond is significantly attenuated.
The attenuation beyond is due to the fact that the sampling
signal has a duty cycle of about 50%. As will be detailed in
Section III, the baseband part of the sampled current noise
plays a fundamental role in the modulation of the frequency
(FM), and thus, in the phase noise.
III. PHASE-NOISE GENERATION
A. Frequency Modulation
VCO1 used to study the phase-noise mechanisms is designed
with 0.25- m MOS transistors and 2-V power supply. The
switching transistors are sized m m to
have a negative with enough margin mS
in order to ensure proper startup of the oscillator. The value of
the inductor is 0.8 nH and its quality factor at 3 GHz is 15.
In order to gain an insight into how the baseband noise is
converted to phase noise, we will first consider the variation of
the frequency with the current. The results, illustrated in Fig. 3,
show a significant sensitivity of the frequency to current varia-
tions. In fact, the analysis of the currents circulation in VCO1 re-
veals that the current flowing into the inductor is not equal to the
one flowing into the capacitor of the tank. The difference is equal
to , as shown in Fig. 1. This current is mainly sup-
plied by the lower capacitive impedance of the tank, and thus, it
is shifted by 90 , compared to the fundamental . In this
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Fig. 2. Sampling and frequency conversion of the bias noise.
Fig. 3. Frequency and its derivative versus tail current.
case, the frequency is no longer equal to , but given
by the following equations:
(2)
with (3)
is the voltage at the output of the VCO. The theo-
retical frequency sensitivity to current variations ( ) cal-
culated using this equation is in good agreement with the simu-
lation results, as shown in Fig. 3. This sensitivity is significant
at low and high current, while it is very small for intermediate
currents (around 4–4.5 mA). Consequently, the baseband part of
the sampled noise [see Fig. 2(b)] that modulates the current will
result in a frequency modulation, and thus, a phase noise with
a similar variation. The resulting phase noise can be calculated
by applying the following equation to the results of Fig. 3:
(4)
SpectreRF is used to simulate the phase noise and to con-
firm this analysis. Fig. 4 shows the phase noise at 15 kHz and
at 10 MHz versus current. At 15 kHz, the bias transistors are
the major noise contributors (more than 80%). As expected, the
phase noise at low offset frequencies (e.g., 15 kHz) is signifi-
cant at low and high currents and reaches its minimum between
4–4.5 mA. Since the sensitivity of the frequency in this region
drops to zero, we can assume that this noise is the minimum
noise that we can have if we cancel the frequency modulation. At
high frequency offset, the main noise contributor is the high-fre-
quency thermal noise of the switching transistors and the series
resistance of the inductor. The high-frequency noises located at
and at are not correlated, and thus, directly
generate phase noise, independently of the sensitivity of the fre-
quency to the variation of the current. This is why the phase
noise at 10 MHz continues to decrease when the current, and
consequently, the voltage amplitude increase, as illustrated in
Fig. 4. These curves also illustrate the well-known close-in noise
degradation at high currents [11], [12], and thus, the tradeoff be-
tween the optimization of the noise at low- and high-frequency
offsets.
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Fig. 4. Phase noise at 15 kHz and 10 MHz versus tail current.
Fig. 5. Second and third harmonics of the current.
B. Reactive Power in the Tank
Since the switching transistors periodically enter the triode
region, they generate distorted currents with significant har-
monics. This is why the harmonic distortions were usually
considered as mainly responsible for the sensitivity of the
frequency to the variation of the current. The interdependence
between frequency variation and harmonic distortion was first
revealed by Groszkowski [13] and reused in [5] and [10] to
explain the indirect FM in LC VCOs. In fact, the second and
third harmonics of the fundamental current (HD2 and HD3)
generated by the switching transistors will flow into the lower
capacitive impedance of the tank. This will result in an im-
balance in reactive power between the inductor and capacitor
of the tank. The oscillator compensates for this imbalance by
slowing down the frequency until the reactive power in the
inductor reaches the level of reactive power in the capacitor.
The variations of HD2 and HD3 versus core current are
shown in Fig. 5. Below 4.5 mA, both HD2 and HD3 increase
with the current and flow into the lower capacitive impedance
of the tank. Consequently, the reactive power in the capacitor
of the tank increases compared to the inductor. The oscillator
should compensate for this imbalance by slowing down the
Fig. 6. Test circuits proposed to: (a) discern the reactive power effects in VCO
active part and (b) to estimate the variation of their parasitic capacitances.
frequency until the reactive power in the inductor reaches the
level of reactive power in the capacitor. This expected trend
is in contradiction with the results of Fig. 3 since the VCO
frequency increases with the current below 4.5 mA. This is a
first indication that the role of HD2 and HD3 in the indirect
FM is negligible for low currents. Beyond 6 mA, the HD2
component starts to vanish while the HD3 becomes dominant.
Moreover, the variation of HD3 for high currents matches
with the variation of the frequency. Therefore, the impact of
HD3 on the frequency sensitivity would be more important. A
quantitative estimation of HD2 and HD3 effects will be done
in Section III-C.
C. Reactive Power in the Active Part
The reactive power in the active part of the VCO can also
make the frequency of the VCO sensitive to current variations.
To understand this process, we propose to isolate it and to cancel
the effect of the reactive power imbalance in the tank. For this,
the test circuit shown in Fig. 6 is proposed.
In this circuit, the LC resonator, and thus, its reactive power
imbalance effect, are removed and only the active part of the
VCO is considered. The circuit is driven by differential voltage
sources having exactly the same amplitude and the same dc
value as the output signals generated by the VCO (Fig. 1). Ide-
ally, the active part compensates the loss in , and thus, the
current flowing into the switching pair should be in-phase
and exactly equal to the current . The simulations, however,
show a phase shift between and that varies with the tail
current. In fact, the MOS transistors exhibits an important reac-
tive part composed of intrinsic and extrinsic parasitics [14]. All
these parasitics create a reactive power and result in the phase
shift (ph) between and . Consequently, the
time-domain signals and cannot be exactly equal.
The difference (i.e., ) will be supplied by the voltage source
in the circuit of Fig. 6. Since is exclusively due to the reac-
tive power in the VCO active part, it will enable to quantify this
effect. In contrast, in Fig. 1 is due to both reactive power
effects in the tank and in the switching transistors.
Therefore, by simulating and using the schematics of
Figs. 1 and 6 and using this values in (3), we can estimate the
frequency sensitivities with and without an LC reactive power
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Fig. 7. Simulated frequency sensitivities with and without LC reactive power
imbalance effect (DF1 and DF2) and the difference (DF1–DF2).
imbalance effect. The results are shown in Fig. 7. As illustrated,
the difference between the two curves is smaller than 20% (e.g.,
at 6.5 mA, MHz/mA and MHz/mA).
Since the relation between the phase noise and is
quadratic (4), the difference in terms of phase noise contribu-
tion is slightly higher (around 35%). Globally, we can conclude
from this analysis that the effect of reactive power in the
switching pair is dominant and its contribution to the phase
noise is at least two times higher than the contribution of the
power imbalance in the tank.
D. Origin of Reactive Power
As illustrated in Fig. 6, the main parasitic capacitances that
generate the reactive power of the active part are the gate to
drain, gate to source, and drain to bulk capacitances ( , ,
and ) [14], [16]. Circuit (b) of Fig. 6 is proposed to simu-
late the variations of these capacitances. The transistor is sub-
mitted to the same bias conditions as in the VCO. The gate and
drain nodes are submitted with equal to 2 V and
varying from 1 to 1 V. The small-signal analysis of the
drain and source current is used to simulate and . The
results, shown in Fig. 8, are similar the well-known behavior of
the MOS parasitic capacitance in the different modes of opera-
tion (i.e., off, saturation, and triode).
At first sight, the value of is much higher than
and would dominate the total parasitic capacitance. However,
the analysis of the parasitic capacitances inside the VCO [see
Fig. 6(a)] reveals that both of and contribute to the
capacitance seen at the output node (or ). In addition,
these capacitances are differentially driven by the VCO output
signals. In contrast, only the single-ended of appears
at the node . The effective capacitance seen at each output
nodes of the VCO is thus . The magnitude of
at equal to 2 V is similar to . However, its variation
is much higher, as illustrated in Fig. 8. In fact, exhibits
a of roughly in saturation ( is the overlap
capacitance). When is positive (i.e., V in Fig. 8),
the overlap region of the drain is in accumulation and is
Fig. 8. Variation of the capacitances of the switching transistors simulated
using the small-signal analysis of circuit (b) of Fig. 6.
Fig. 9. Variation of the effective capacitance of the switching transistors versus
amplitude of the output signal, simulated using the large-signal analysis of cir-
cuit (a) of Fig. 6.
at its maximum value. For negative , the overlap region of
the drain is in depletion and is at its minimum value. This
explains the variability of across the saturation mode. In
the triode region, and converge toward the same value
that is .
The output sinusoidal signal is also shown in Fig. 8. The ef-
fective parasitic capacitance seen at the output terminals is the
average value of the part of the curves and covered
by the signal. Since the amplitude of this signal increases with
the core current, the effective capacitance, as well as the fre-
quency, will change with the current. In the saturation mode,
is practically constant, and consequently, the total effec-
tive parasitic capacitance variation is governed by the variation
of the curve. More precisely, the average value of
decreases when the amplitude of the signal increases. This ex-
plains the frequency growing for small current range (i.e., from
2 to 4.5 mA) illustrated in Fig. 3. When the amplitude of the
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Fig. 10. (a) VCO2 topology with reactive power cancellation technique and (b) its one-port representation.
signal is high enough to push the transistors in the triode region,
starts to decreases while increases abruptly (Fig. 8).
Since the curve increases more quickly, it will dominate
the total effective capacitance variation in this mode also. The
increase of will result in a diminution of the frequency for
high current range (i.e., beyond 4.5 mA), as shown in Fig. 3.
Effective parasitic capacitances can be determined directly by
the large signal analysis of circuit (a) of Fig. 6 and by using the
following equations:
(5)
(6)
where and are the imaginary parts of the fun-
damental harmonic of the drain current of M2 and gate current
of M1. is the amplitude of the output signal. The simulated
results of , , and are shown in Fig. 9. As
expected, and are practically constant and the
total effective capacitance variation is dominated by .
The variation of matches with the variation of the fre-
quency illustrated in Fig. 3.
E. Cancellation of the Reactive Power Effect
As illustrated in previous sections, the reactive power effects
in the tank and in the active part of the VCO contribute to the
phase noise by making the frequency sensitive to current vari-
ations. The variation of the frequency is only possible through
the creation of the variable quadratic current at the output
of the tank, as shown by (2). A suitable topology to solve this
problem should create a negative feedback to counterbalance the
current . An example of a topology suitable for this is illus-
trated by VCO2 in Fig. 10. In this circuit, the common mode
node is removed and the current sources of the two differential
parts are separated. A simple representation of the MOS para-
sitics responsible for reactive power is also represented. In this
topology, the capacitors (including the parasitic capacitors of
the mirror transistors), play a major role in the oscillation. Prin-
cipally, these capacitors give the fundamental and the harmonics
Fig. 11. Simulated frequency sensitivity and phase noise at 15 kHz for VCO2
and VCO1.
of the current the necessary paths to circulate. The objective of
this change is to create a quadratic voltage at the sources of the
switching transistors due to the current flowing into the capac-
itor and, thus, to counterbalance the tank quadratic current
responsible for the frequency variation (i.e., ).
The capacitor is optimized to avoid the tradeoff in the
optimization of the phase noise at low offset frequency and at
high-offset frequency. We are therefore more interested by the
improvement of the close-in phase noise for intermediate and
high currents. Fig. 11 shows the variation of the frequency with
the current for VCO2. The size chosen for is 3 pF, while the
dimensions of all the other components of VCO2 are the same
as for VCO1. The frequency sensitivity is very small be-
yond 4.5 mA for VCO2 compared to VCO1. Consequently, the
low-frequency current noise will result in a significantly lower
frequency modulation and a negligible phase noise. The phase
noise at 15 kHz is presented in the same figure. As expected,
practically no degradation in the close-in phase noise (e.g., at
15 kHz) is obtained beyond 4.5 mA for VCO2. The improve-
ment, in comparison to VCO1, is 12 dBc/Hz. At high-frequency
offset (e.g., 10 MHz), the phase noise of the VCO1 and VCO2
are practically similar (Fig. 4). This analysis demonstrates that
the VCO2 topology is particularly suitable to avoid the tradeoff
in the optimization of the phase noise at low-offset frequency
and at high-offset frequency phase noise. In many cases, the
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low-offset frequency noise is as important as the high-offset fre-
quency noise. In OFDM-based systems, for instance, stringent
flicker noise specifications are required to avoid inter-sub-car-
rier interference [1]. At the same time, a strict phase noise max-
imum level is also imposed at high-frequency offset in order to
ensure negligible out-of-band radiation and to respect the mod-
ulation mask.
In order to understand more precisely the origin of this im-
provement, consider the one-port representation of the active
part shown in Fig. 10(b). By using this circuit, we can write the
admittance and seen from the drain and gate terminal of
the transistors M2 and M1 as
(7)
and
(8)
By supposing that the current through is negligible com-
pared to (easily verified by simulation), we can demon-
strate that
(9)
and
(10)
(11)
Equations (10) and (11) reveal that the topology modification
in Fig. 10 transforms both and . The modifications of
are, however, negligible. In fact, is very high compared
to . Consequently, the term is practically equal to
and the real part of is negligible. of VCO2 and VCO1
are thus practically equal. In contrast, the introduction of the
new negative term ( ) in the reactive part of , makes the
impact of the modification more important. This term explains
the negative feedback imposed by . In fact, both and
increases with the current beyond 4.5 mA and can even
totally cancel each other if we choose the right value of .
The subscript ( ) is added to discern the effective value of the
capacitances submitted to the large signals of the VCO.
The variation of with the tail current can be deter-
mined by using the test circuit of Fig. 6(a). For this, two versions
Fig. 12. Variation of the effective capacitance terms of   of VCO2 [(10) for
different value of  ].
of this circuit are used, one with a single-current sources, as in
VCO1, and a second with two current sources, as in VCO2. The
imaginary part of is equal to in the first case
and in the second case. The imaginary
part of versus current is simulated in the two cases and the
difference is used to determine directly . The results are
shown in Fig. 12 for different values of .
As we see, the two curves increases with the current beyond
4.5 mA and have practically the same values if we choose
equal to 4 pF. Therefore, they will cancel each other in (10), and
consequently decrease the sensitivity of the frequency to current
variations. We recall that in a differential VCO, it is
and not that should be compensated. A higher value
of with a higher slope is thus required. Higher values of
are obtained by decreasing (e.g., pF), as
shown in Fig. 12. This explains why the optimal value of
to improve the phase noise of the VCO2 is 3 pF (Fig. 12).
Another alternative to limit the effect of the parasitic capaci-
tance of the switching transistors is to decrease their sizes. This
solution results, however, in a smaller negative . To compen-
sate this diminution, we have to increase the equivalent parallel
resistance of the tank, which can be achieved by increasing the
value of the inductor . In addition, higher
results in an output signal with higher amplitude, and thus,
a phase-noise improvement. The simulated amplitude, as well
as phase noise at 15 kHz for VCO1 and VCO2 designed with
L equal to 1.6 nH and W/L of the switching transistors equal to
30 m 0.35 m are shown in Fig. 13. For comparison, the re-
sults for L equal to 0.8 nH are shown in the same figure. As ex-
pected, a significant improvement in the phase noise is achieved
for all the current values when we increase L. The benefit of
adopting the VCO2 topology is less impressive in this case, but
still significant. The major drawback of increasing L, however,
is that the capacitor of the tank, and thus, the tuning range should
be decreased by the same coefficient (i.e., by two for the results
of Fig. 13).
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Fig. 13. Simulated amplitude of the output signal and phase noise at 15 kHz
for VCO1 and VCO2 designed with (     nH,     m m)
and (    	 nH and     m m).
Fig. 14. Simulated phase noise of VCO1 and VCO2 designed with 90-nm tran-
sistors and 1-V power supply.
In order to verify the validity of the proposed solution in deep
submicrometer (DSM) CMOS technology, a second version of
VCO1 and VCO2 are designed with 90-nm transistors and 1-V
power supply. The phase-noise performances at 15 kHz, shown
in Fig. 14, demonstrates that the superior noise performance of
the proposed topology is also valid for low-voltage DSM CMOS
implementations.
IV. EXPERIMENTAL RESULTS
Fig. 15 shows a die photograph of the test chip. The proto-
type VCO was fabricated in BiCMOS-SiGe process, but only
the CMOS 0.25 m transistors were used. The VCO was de-
signed for a center frequency of 3 GHz, and adopted the can-
cellation technique of the reactive power effect, described in
Section V (Fig. 16).
To test the driving capabilities of the VCO, a true-single-
phase-clock (TSPC) prescaler and inverter-based buffer were
implemented at its output.
Fig. 15. Microphotograph of the test chip.
The VCO included a 6-bit digitally controlled bank of MOS
varactors, as well as their automatic tuning circuits. The tuning
circuit shown in Fig. 16(b) is a flash analog-to-digital frequency
converter. It enables to tune the capacitance, and thus, the fre-
quency of the VCO in an analog mode by varying the continu-
ously voltage at the node and switch the bank of the varactors
to a digital mode by turning the control path to zero.
The VCO also includes a 10-bit digitally controlled bank of
smaller MOS varactors with the same topology as shown in
Fig. 16(b). This circuit can be activated optionally if a very fine
digital tuning is required. The parasitic capacitors of these com-
plex circuits limit severely the tuning range. To deal with this
problem, a small inductor of about 0.8 nH is used in the tank,
even if it is not the optimal choice for phase-noise performances,
as previously shown in Fig. 13.
The measured tuning range at the output of the prescaler
achieved with the bank of varactors in analog mode
is shown in Fig. 17. The voltage frequency transfer function
of the VCO prescaler was quite linear over around 300 MHz
(600 MHz for the VCO alone), which corresponded to a VCO
frequency range from 2.4 to 3 GHz.
The VCO prescaler phase noise was measured using an
Agilent E5052A signal source analyzer after digitally switching
all the varactors to 0 or 1. The measured and simulated results
are summarized in Figs. 18 and 19. The VCO prescaler exhibited
a phase noise of 88 and 92 dBc/Hz at 10 kHz and 155 to
60 dBc/Hz at 10 MHz, when the VCO consume respectively
6 and 10 mA with a 2-V power supply circuit. As expected, the
proposed VCO did not suffer from the well-known degradation
of the close-in phase noise at high current [11], [12], [16].
This property enables to achieve an ultra low phase noise at
high-frequency offsets (e.g., 160 dBc/Hz beyond 10 MHz) by
increasing the current without any deterioration of the close-in
phase noise, as shown in Fig. 18. The measured phase noise
at maximum and minimum frequency exhibits a significant
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Fig. 16. Schematics of the implemented circuits. (a) VCO. (b) 6-bit frequency tuning and its bank of varactors. (c) Buffers and the TSPC prescaler.
Fig. 17. Measured frequency tuning of the VCO prescaler.
difference only at low offset frequencies, as illustrated by
Fig. 19.
Fig. 18. Measured phase noise of the VCO prescaler circuit for a VCO
current of 3, 6, and 10 mA. The precaler consumes 2 mA.
The measured phase noise at 15 kHz versus VCO bias current
is shown in Fig. 20. A minimum of 93.8 dBc/Hz was obtained
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Fig. 19. Simulated phase noise the VCO prescaler at 1.5 GHz and measured
phase noise at 1.5 and 1.2 GHz for comparison.
Fig. 20. Measured and simulated phase noise at 15 kHz of the VCO
alone and the VCO with its prescaler.
TABLE I
COMPARISON WITH THE PREVIOUSLY REPORTED VCOs
for a VCO current consumption of 7 mA. For comparison, the
simulated phase noise at the same offset frequency for a conven-
tional cross coupled (VCO1) and the adopted topology (VCO2)
is also shown in the same figure. This comparison illustrates the
contrast between the classical cross-coupled topology where the
close-in phase noise is deteriorated at high current and the pro-
posed topology where this deterioration did not occur.
For a more general comparison to the previously reported
cross-coupled VCOs, the commonly used figure-of-merit
( ), which considers phase noise ( ), power consump-
tion , and frequency is used
mW
(12)
A selection of VCOs with outstanding FOM is reported in
Table I. In spite of its complex tuning circuits and small inductor,
the proposed VCO exhibits an FOM of 189.5 at 1 MHz. This
FOM can be improved if we reduce the tuning range by using a
smaller bank of varactors and a larger inductor (as explained
in Fig. 13). The phase noise of the VCO at 10 MHz is also
reported in this Table I. At this offset frequency, the proposed
VCO exhibits a phase noise 154 dBc/Hz ( 160 dBc/Hz at the
output of the prescaler), which is at least 9 dB better then all the
reported VCOs.
V. CONCLUSION
A complementary analysis of the phase-noise mechanisms
in the cross-coupled LC VCO was presented. This revealed
the importance of the reactive power imbalances in the tank
and in the active part. An enhanced VCO topology is proposed
that enables the variation of the frequency with the current to
be avoided and simultaneously optimizes the phase noise at
high- and low-offset frequencies. A fabricated VCO prescaler
circuit exhibiting a phase noise 92 dBc/Hz at 10 kHz and
160 dBc/Hz at 10 MHz was presented. The FOM achieved
was 189.5 dBc/Hz/mW at 1-MHz offset.
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